발간논문

Home > KJMM 논문 > 발간논문

Vol.42, No.8, 685 ~ 690, 2004
Title
The Effect of Manipulating Lead-on-Chip Package Design on Reliability of Semiconductor Devices
이성민 Seong M. Lee
Abstract
The reliability tests were performed for the qualification of memory devices assembled in small outline J-leaded (SOJ) packages utilizing the lead-on-chip (LOC) die attach technique and it was investigated that the functional failure associated with a passivation break took place during thermal cycling tests. To give a great insight into the passivation cracking phenomena, a mechanism was developed to show that the passivation damage was caused by a polyimide tape used for the bonding of the leadframe on a memory chip. The effect of the bonding tape on the passivation damage was experimentally identified.
Key Words
Memory device, Failure, Stress, Package, Design
| PDF
대한금속∙재료학회 │ (06633) 서울시 서초구 서초대로 56길 38 대한금속∙재료학회 회관 (서초1동 1666-12번지)
Tel : 070-4266-1646 │ FAX : 02-557-1080 │ E-mail : metal@kim.or.kr
Copyright ⓒ 2013 사단법인 대한금속∙재료학회 All rights reserved.